模拟集成电路中的频率补偿(7)

[7] W. C. Black, Jr., D. J. Allstot, and R. A. Reed, “A high performance low power CMOS channel lter,” IEEE J. Solid-State Circuits, vol. 15, no. 6, pp. 929–938, Dec. 1980.

[8] F. You, H. K. Embabi, and E. Sáchez-Sinencio, “Multistage ampli er topologies with nested Gm-C compensation,” IEEE J. Solid-State Circuits, vol. 17, no. 6, pp. 2000–2011, Dec. 1997.

[9] R. D. Jolly and R. H. McCharles, “A low-noise ampli er for switched-capacitor lters,” IEEE J. Solid-State Circuits, vol. 32, no. 6, pp. 1192–1194, Dec. 1982.

[10] K. Ahuja, “A improved frequency compensation technique for CMOS operational ampli ers,” IEEE J. Solid-State Circuits, vol. 18, no. 6, pp. 629–633, Dec. 1983.

[11] B. Ribner and M. A. Copeland, “Design techniques for cascoded CMOS op amps with improved PSRR and common-mode input range,” IEEE J. Solid-State Circuits, vol. 19, no. 6, pp. 919–925, Dec. 1984.

[12] G. Palmisano and G. Palumbo, “A compensation strategy for two-stage CMOS opamps based on current buffer,” IEEE Trans. Circuits Syst. I, vol. 44, no. 3, pp. 257–262, Mar. 1997.

[13] J. Mathattanakull, “Design procedures for two-stage CMOS opera-tional ampli ers employing current buffer,” IEEE Trans. Circuits Syst. II, vol. 52, no. 11, pp. 766–770, Nov. 2005.

[14] P. J. Hurst, S. H. Lewis, J. P. Keane, F. Aram, and K. C. Dyer, “Miller compensation using current buffers in fully differential CMOS two-stage operational ampli ers,” IEEE Trans. Circuits Syst. I, vol. 51, no. 2, pp. 275–285, Feb. 2004.

[15] W. Aloisi, G. Palumbo, and S. Pennisi, “Design methodology of Mill-er frequency compensation with current buffer/ampli ers,” IET Proc. Circuits, Devices Syst., vol. 2, no. 2, pp. 227–233, Apr. 2008.

[16] V. Saxena and R. J. Baker, “Compensation of CMOS op-amps using split-length transistors,” in Proc. IEEE MWSCAS 2008, Aug. 2008, pp. 109–112.

[17] A. D. Grasso, G. Palumbo, and S. Pennisi, “Comparison of the fre-quency compensation techniques for CMOS two-stage Miller OTAs,” IEEE Trans. Circuits Syst. II, vol. 55, no. 11, pp. 1099–1103, Nov. 2008.[18] U. Dasgupta, “Issues in “Ahuja” frequency compensation tech-nique,” in Proc. 2009 IEEE Int. Symp. Radio-Frequency Integration Tech-nology, 2009, pp. 326–329.

[19] R. J. Reay and G. T. A. Kovacs, “An unconditionally stable two-stage CMOS ampli er,” IEEE J. Solid-State Circuits, vol. 30, no. 5, pp. 591–594, May 1995.

[20] G. A. Rincon-Mora, “Active capacitor multiplier in Miller-compensat-ed circuits,” IEEE J. Solid-State Circuits, vol. 35, no. 1, pp. 26–32, Jan. 2000.[21] R. Suryanarayan, A. Gupta, and T. N. Blalock, “A slew rate enhance-ment technique for operational ampli ers based on a tunable active Gm-based capacitance multiplication circuit,” in Proc. 13th ACM Great Lakes Symp. VLSI, Apr. 2003, pp. 273–276.

[22] Q. Bian, Z. Yan, Y. Zhao, and S. Yue, “Analysis and design of voltage controlled current source for LDO frequency compensation,” in Proc. IEEE Int. Conf. Electron Devices and Solid-State Circuits, Dec. 2005, pp. 363–366.

[23] H. C. Lin, H. H. Wu, and T. Y. Chang, “An active-frequency com-pensation scheme for CMOS low-dropout regulators with transient-

4

2 IEEE CIRCUITS AND SYSTEMS MAGAZINE 43–45, Jan. 2003.

[29] H. Lee and P. K. T. Mok, “An SC voltage doubler with pseudo-contin-uous output regulation using a three-stage switchable opamp,” IEEE J. Solid-State Circuits, vol. 42, no. 6, pp. 1216–1229, June 2007.

[30] F. Su, W.-H. Ki, and C.-T. Tsui, “Regulated switched-capacitor dou-bler with interleaving control for continuous output regulation,” IEEE J. Solid-State Circuits, vol. 44, no. 4, pp. 1112–1120, Apr. 2009.

[31] S. Solis-Bustos, J. Silva-Martinez, F. Maloberti, and E. Sánchez- Si-nencio, “A 60-dB dynamic range CMOS six-order 2.4-Hz low-pass lter for medical applications,” IEEE Trans. Circuits Syst. II, vol. 47, no. 12, pp. 1391–1398, Dec. 2000.

[32] K. Shu, E. Sánchez-Sinencio, J. Silva-Martínez, and H. K. Embabi, “A 2.4-GHz monolithic fractional-N frequency synthesizer with robust phase-switching prescaler and loop capacitance multiplier,” IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 866–874, June 2003.

[33] K. Chava and J. Silva-Martínez, “A frequency compensation scheme for LDO voltage regulators,” IEEE Trans. Circuits Syst. I, vol. 51, no. 6, pp. 1041–1050, June 2004.

[34] S.-R. Han, C.-N. Chuang, and S.-I. Liu, “A time-constant calibrated phase-locked loop with a fast-locked time,” IEEE Trans. Circuits Syst. II, vol. 54, no. 1, pp. 34–37, Jan. 2007.

[35] Y.-T. Wong et al., “Near-threshold startup integrated boost con-verter with slew rate enhanced error ampli er,” in Proc. IEEE ISCAS’09, May 2009, pp. 2409–2412.

[36] S. Pennis, “CMOS multiplier for grounded capacitors,” IET Electron. Lett., vol. 38, pp. 765–766, July 2002.

[37] Cataldo, G. Ferri, and S. Pennisi, “Active capacitance multiplier us-ing current conveyors,” in Proc. IEEE ISCAS’98, May 1998, vol. 2, pp. 343–346.

[38] C.-C. Chen, S.-C. Lee, and S.-I. Liu, “A capacitor multiplication tech-nique using a second-generation current conveyor in the loop lter of the phase-locked loops,” Int. J. Electr. Eng., vol. 14, no. 6, pp. 239–245, Jan. 2007.

[39] K.-J. Hsiao and T.-C. Lee, “The design and analysis of a fully inte-grated multiplying DLL with adaptive current tuning,” IEEE J. Solid-State Circuits, vol. 43, no. 6, pp. 1427–1435, June 2008.

[40] K. Schrodinger, J. Stimma, and M. Mauthe, “A fully integrated CMOS receiver front-end for optic gigabit ethernet,” IEEE J. Solid-State Circuits, vol. 37, no. 7, pp. 874–880, July 2002.

[41] T. J. Barber, S. Ho, and P. Ferguson, “Multi-mode CMOS low dropout voltage regulator for GSM handsets,” in Proc. IEEE Symp. VLSI Circuits, June 2 …… 此处隐藏：4479字，全部文档内容请下载后查看。喜欢就下载吧 ……