TMS320C64x DSP Two Level Internal Memory Reference Guide (Re

TMS320C64x DSPTwo-Level Internal MemoryReference Guide

Literature Number: SPRU610B

August 2004

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,enhancements, improvements, and other changes to its products and services at any time and to discontinueany product or service without notice. Customers should obtain the latest relevant information before placingorders and should verify that such information is current and complete. All products are sold subject to TI’s termsand conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale inaccordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TIdeems necessary to support this warranty. Except where mandated by government requirements, testing of allparameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible fortheir products and applications using TI components. To minimize the risks associated with customer productsand applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or processin which TI products or services are used. Information published by TI regarding third-party products or servicesdoes not constitute a license from TI to use such products or services or a warranty or endorsement e of such information may require a license from a third party under the patents or other intellectual propertyof the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is withoutalteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproductionof this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable forsuch altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for thatproduct or service voids all express and any implied warranties for the associated TI product or service andis an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and applicationsolutions:

Products

Amplifiers

Data Converters

DSP

Interface

Logic

Power Mgmt

ApplicationsAudioAutomotiveBroadbandDigital ControlMilitaryOptical NetworkingSecurity

Telephony

Video & Imaging

Wireless

Mailing Address:Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright 2004, Texas Instruments //////////wireless

PrefaceRead This First

About This Manual

The TMS320C64x digital signal processors (DSPs) of the

TMS320C6000 DSP family have a two-level memory architecture for

program and data. The first-level program cache is designated L1P, and the

first-level data cache is designated L1D. Both the program and data memory

share the second-level memory, designated L2. L2 is configurable, allowing

for various amounts of cache and SRAM. This document discusses the C64x

two-level internal memory.

Notational Conventions

This document uses the following conventions.

-Hexadecimal numbers are shown with the suffix h. For example, thefollowing number is 40 hexadecimal (decimal 64): 40h.

-Registers in this document are shown in figures and described in tables.

JEach register figure shows a rectangle divided into fields that representthe fields of the register. Each field is labeled with its bit name, its

beginning and ending bit numbers above, and its read/write properties

below. A legend explains the notation used for the properties.

Reserved bits in a register figure designate a bit that is used for futuredevice expansion.J

Related Documentation From Texas Instruments

The following documents describe the C6000 devices and related support

tools. Copies of these documents are available on the Internet at .

Tip: Enter the literature number in the search box provided at .

TMS320C6000 CPU and Instruction Set Reference Guide (literature

number SPRU189) describes the TMS320C6000 CPU architecture,

instruction set, pipeline, and interrupts for these digital signal processors.

TMS320C6000 DSP Peripherals Overview Reference Guide (literature

number SPRU190) describes the peripherals available on the

TMS320C6000 DSPs.

SPRU610BTMS320C64x Two-Level Internal Memory3

TrademarksRelated Documentation From Texas Instruments/Trademarks

TMS320C64x Technical Overview (SPRU395) The TMS320C64x technical

overview gives an introduction to the TMS320C64x digital signal

processor, and discusses the application areas that are enhanced by the

TMS320C64x VelociTI .

TMS320C6000 DSP Cache User’s Guide (literature number SPRU656)

explains the fundamentals of memory caches and describes how to

efficiently utilize the two-level cache-based memory architecture in the

digital signal processors (DSPs) of the TMS320C6000 DSP family. It

shows how to maintain coherence with external memory, how to use

DMA to reduce memory latencies, and how to optimize your code to

improve cache efficiency.

TMS320C6000 Programmer’s Guide (literature number …… 此处隐藏：5700字，全部文档内容请下载后查看。喜欢就下载吧 ……